

TITLE OF THE INVENTION

Method for Reusing Resource for Designing Operational Amplifier, Layout Generating Apparatus, and Layout Generating Program

5

BACKGROUND OF THE INVENTION**Field of the Invention**

The present invention relates to a method for reusing a resource for designing an operational amplifier, and to an operational amplifier, a layout generating apparatus and a layout generating program which can realize the method of reuse.

Description of the Background Art

When designing an operational amplifier, a designer determines various circuit constants such as the bias voltage, the size of each transistor (the gate width and the gate length) etc., to satisfy required characteristics such as the maximum operating frequency, slew rate, etc., and designs the layout pattern including circuit elements and interconnections which constitute the operational amplifier. In order to efficiently design the operational amplifier, existing design resources are reused when the specifications are changed.

In conventional reuse of design resources for operational amplifiers, the designer conducts a simulation and determines circuit constants such as the shrink factor (reducing scale),

bias voltage, etc. so that the required characteristics are satisfied, and varies the layout pattern design of the operational amplifier.

In the conventional operational amplifier design
5 resource reuse method, however, the circuit constants have so wide a choice that determining the circuit constants is a time-consuming work. Changing the layout pattern design is also time-consuming since the designer cannot achieve it by selecting an appropriate layout pattern out of a plurality of prepared
10 layout patterns.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a method for reusing a resource for designing an operational amplifier
15 which can easily reuse an existing design resource and which can shorten the time required for the reuse, and an operational amplifier, a layout generating apparatus, and a layout generating program which can realize the method of reuse.

According to an aspect of the present invention, a method
20 for reusing a resource for designing an operational amplifier comprises the steps of: preparing different sets of layout information for an operational amplifier comprising a plurality of transistors, the plurality of transistors having their channel widths varied by different factors among the different
25 sets of operational amplifier layout information; and selecting

one of the different sets of operational amplifier layout information and determining the value of a bias current of the operational amplifier so that a required characteristic is satisfied.

5 The method of reuse of the invention thus prepares different sets of operational amplifier layout information, where the channel widths of the plurality of transistors are varied in a uniform manner. Then one of the different sets of operational amplifier layout information is selected and the
10 value of the bias current of the operational amplifier is determined, so as to design an operational amplifier which satisfies a required characteristic. An existing design resource can thus be easily reused and the time required for the reuse can be shortened.

15 The operational amplifier may have a circuit configuration in which a bias voltage generated by a bias generating circuit is applied to a transistor serving as a current source of the operational amplifier, thereby supplying a current corresponding to a constant multiple of a bias current
20 of the bias generating circuit as a bias current of the operational amplifier, and the method of reuse may further comprise a step of previously setting a relation between the value of the bias current of the operational amplifier represented by the different sets of layout information and the
25 value of the bias current of the bias generating circuit so that

a set of operational amplifier layout information can be uniquely selected from the different sets of operational amplifier layout information and the value of the bias current of the bias generating circuit can be uniquely determined on the basis of
5 the value of the bias current of the operational amplifier which satisfies the required characteristic.

In this case, the operational amplifier layout information can be uniquely selected from the different sets of operational amplifier layout information and the value of the
10 bias current of the bias generating circuit can be uniquely determined. This remarkably reduces the work load and the time required for optimization to obtain the operational amplifier layout information which satisfies the required characteristic.

The operational amplifier design resource reuse method
15 may further comprise a step of previously setting the different factors and the value of the bias current of the bias generating circuit so that the bias current of the operational amplifier continuously varies.

In this case, since the bias current of the operational
20 amplifier can be continuously varied by varying the bias voltage of the bias generating circuit at each factor, one of the different sets of operational amplifier layout information and the value of the bias current of the operational amplifier can be easily selected and determined to satisfy the required
25 characteristic.

The operational amplifier design resource reuse method may further comprise the steps of determining an upper limit of a bias voltage applied to a transistor serving as a current source of the operational amplifier on the basis of an output voltage range, and determining a lower limit of the bias voltage on the basis of cutoff of the transistor serving as a current source. This enables an optimum bias voltage to be selected.

It is preferred that the different factors include three or four kinds of factors. This remarkably reduces the design time for preparing the different sets of operational amplifier layout information corresponding to the different factors.

The plurality of transistors may further comprise a pair of transistors having a differential configuration and the transistor serving as a current source may supply a current to the pair of transistors. Also, each of the plurality of transistors may comprise a field-effect transistor.

According to another aspect of the invention, an operational amplifier comprises: a plurality of transistors including a transistor serving as a current source; a bias generating circuit that applies a bias voltage to the transistor serving as a current source; and a channel width varying circuit that varies channel widths of the plurality of transistors, thereby realizing a method for reusing a resource for designing an operational amplifier comprising preparing different sets of layout information for an operational amplifier comprising a

plurality of transistors, the plurality of transistors having their channel widths varied by different factors among the different sets of operational amplifier layout information, and selecting one of the different sets of operational amplifier layout information and determining the value of a bias current of the operational amplifier so that a required characteristic is satisfied.

In the operational amplifier of the invention, the channel widths of the plurality of transistors can be varied by the channel width varying circuit, so that the operational amplifier design resource reuse method can be realized easily.

The operational amplifier may further comprise a bias voltage adjusting circuit that adjusts the bias voltage generated by the bias generating circuit.

In this case, the bias voltage can be adjusted by the bias voltage adjusting circuit, while the channel widths of the plurality of transistors can be varied by the channel width varying circuit. Then the operational amplifier design resource reuse method can be realized more easily.

The plurality of transistors may further include a pair of transistors having a differential configuration and the transistor serving as a current source may supply a current to the pair of transistors. Also, each of the plurality of transistors may comprise a field-effect transistor.

According to a further aspect of the invention, an

operational amplifier comprises: a plurality of transistors including a transistor serving as a current source; a bias generating circuit that applies a bias voltage to the transistor serving as a current source; and a bias voltage adjusting circuit that adjusts the bias voltage generated by the bias generating circuit, thereby realizing a method for reusing a resource for designing an operational amplifier comprising preparing different sets of layout information for an operational amplifier comprising a plurality of transistors, the plurality of transistors having their channel widths varied by different factors among the different sets of operational amplifier layout information, and selecting one of the different sets of operational amplifier layout information and determining the value of a bias current of the operational amplifier so that a required characteristic is satisfied.

In the operational amplifier of the invention, the bias voltage can be adjusted by the bias voltage adjusting circuit, so that the operational amplifier design resource reuse method can be realized easily.

20 The plurality of transistors may further include a pair
of transistors having a differential configuration and the
transistor serving as a current source may supply a current to
the pair of transistors. Also, each of the plurality of
transistors may comprise a field-effect transistor.

According to another aspect of the invention, an

operational amplifier comprises: a plurality of transistors including a transistor serving as a current source; a bias generating circuit that applies a bias voltage to the transistor serving as a current source; and a channel width varying circuit
5 that varies channel widths of the plurality of transistors.

In the operational amplifier of the invention, the channel widths of the plurality of transistors can be varied by the channel width varying circuit. It is then possible to prepare different sets of operational amplifier layout information in
10 which a plurality of transistors of the operational amplifier have their channel widths varied by different factors among the different sets of layout information, and then select one of the different sets of operational amplifier layout information and determine the value of the bias current of the operational
15 amplifier, so as to satisfy a required characteristic. The operational amplifier design resource reuse method can thus be realized easily.

According to a further aspect of the invention, an operational amplifier comprises: a plurality of transistors
20 including a transistor serving as a current source; a bias generating circuit that applies a bias voltage to the transistor serving as a current source; and a bias voltage adjusting circuit that adjusts the bias voltage generated by the bias generating circuit.

25 In the operational amplifier of the invention, the bias

voltage can be adjusted by the bias voltage adjusting circuit.

It is then possible to prepare different sets of operational

amplifier layout information in which a plurality of transistors

of the operational amplifier have their channel widths varied

5 by different factors among the different sets of layout

information, and then select one of the different sets of

operational amplifier layout information and determine the value

of the bias current of the operational amplifier, so as to satisfy

a required characteristic. The operational amplifier design

10 resource reuse method can thus be realized easily.

According to another aspect of the invention, an

operational amplifier layout generating apparatus comprises:

first input means for entering a characteristic required for an

operational amplifier; second input means for entering different

15 sets of layout information for the operational amplifier, the

operational amplifier comprising a plurality of transistors, the

plurality of transistors having their channel widths varied by

different factors among the different sets of operational

amplifier layout information; third input means for entering a

20 relation between the value of a bias current of the operational

amplifier represented by the different sets of layout

information, and the different factors and the value of a bias

current of a bias generating circuit; determining means for

determining the bias current of the operational amplifier on the

25 basis of the characteristic entered through the first input

means; selecting means for determining the bias current of the bias generating circuit and selecting one of the different sets of operational amplifier layout information entered through the second input means on the basis of the relation entered through
5 the third input means and the bias current of the operational amplifier determined by the determining means; executing means for executing a simulation about the operational amplifier using the set of operational amplifier layout information selected by the selecting means; and output means for outputting the layout
10 information selected by the selecting means when a result of the simulation executed by the executing means satisfies the characteristic entered through the first input means.

In the operational amplifier layout generating apparatus of the invention, the first input means enters a characteristic required for an operational amplifier; the second input means enters different sets of layout information for the operational amplifier, where a plurality of transistors of the operational amplifier have their channel widths varied by different factors among the different sets of operational amplifier layout
15 information; and the third input means enters a relation between the value of a bias current of the operational amplifier represented by the different sets of layout information, and the different factors and the value of a bias current of a bias generating circuit. Then, first, the determining means
20 determines the bias current of the operational amplifier on the
25

basis of the characteristic entered through the first input means.

Next, the selecting means determines the bias current of the bias

generating circuit and selects one of the different sets of
operational amplifier layout information entered through the

5 second input means on the basis of the relation entered through

the third input means and the bias current of the operational
amplifier determined by the determining means. Then the

executing means executes a simulation about the operational
amplifier using the set of layout information selected by the

10 selecting means. When the results of the simulation executed

by the executing means satisfy the characteristic entered
through the first input means, the output means outputs the

operational amplifier layout information selected by the
selecting means.

15 The operational amplifier layout information which

satisfies the required characteristic is thus automatically
outputted, so that existing design resources can be easily reused

and the time required for the reuse can be shortened.

A further aspect of the invention is directed to a layout

20 generating program for generating a layout for an operational
amplifier, wherein the layout generating program can be read by

a computer, and the layout generating program causes the computer

to execute a process comprising: accepting an input of a
characteristic required for an operational amplifier; accepting

25 an input of different sets of layout information for the

operational amplifier, the operational amplifier comprising a plurality of transistors, the plurality of transistors having their channel widths varied by different factors among the different sets of operational amplifier layout information;

- 5 accepting an input of a relation between the value of a bias current of the operational amplifier represented by the different sets of layout information, and the different factors and the value of a bias current of a bias generating circuit;
 - 10 determining the bias current of the operational amplifier on the basis of the entered characteristic; determining the bias current of the bias generating circuit and selecting one of the entered different sets of operational amplifier layout information on the basis of the entered relation and the determined bias current of the operational amplifier; executing
 - 15 a simulation about the operational amplifier using the selected set of operational amplifier layout information; and outputting the selected operational amplifier layout information when a result of the simulation satisfies the entered characteristic.

According to the operational amplifier layout generating program of the invention, first, the bias current of the operational amplifier is determined on the basis of the entered characteristic. Next, the bias current of the bias generating circuit is determined and one of the different sets of operational amplifier layout information is selected on the basis of the entered relation and the determined bias current.

of the operational amplifier. Further, a simulation about the operational amplifier is executed by using the selected set of layout information. When the results of the simulation satisfy the entered characteristic, the selected operational amplifier

5 layout information is outputted.

The operational amplifier layout information which satisfies the required characteristic is thus automatically outputted, so that existing design resources can be easily reused and the time required for the reuse can be shortened.

10 According to another aspect of the invention, an operational amplifier layout generating apparatus comprises: a first input device that enters a characteristic required for an operational amplifier; a second input device that enters different sets of layout information for the operational amplifier, the operational amplifier comprising a plurality of transistors, the plurality of transistors having their channel widths varied by different factors among the different sets of operational amplifier layout information; a third input device that enters a relation between the value of a bias current of

15 the operational amplifier represented by the different sets of layout information, and the different factors and the value of a bias current of a bias generating circuit; a processing unit that determines the bias current of the operational amplifier on the basis of the characteristic entered through the first

20 input device, determines the bias current of the bias generating

25

10053387-0112

circuit and selects one of the different sets of operational amplifier layout information entered through the second input device on the basis of the relation entered through the third input device and the bias current of the operational amplifier
5 determined by the determining device, and executes a simulation about the operational amplifier using the selected set of operational amplifier layout information; and an output device that outputs the selected layout information when a result of the simulation executed by the processing unit satisfies the
10 characteristic entered through the first input device.

In the operational amplifier layout generating apparatus of the invention, the first input device enters a characteristic required for an operational amplifier, the second input device enters different sets of layout information for the operational
15 amplifier, where a plurality of transistors of the operational amplifier have their channel widths varied by different factors among the different sets of operational amplifier layout information; and the third input device enters a relation between the value of a bias current of the operational amplifier represented by the different sets of layout information, and the
20 different factors and the value of a bias current of a bias generating circuit. First, the processing unit determines the bias current of the operational amplifier on the basis of the characteristic entered through the first input device. Next,
25 the processing unit determines the bias current of the bias

generating circuit and selects one of the different sets of operational amplifier layout information entered through the second input device on the basis of the relation entered through the third input device and the bias current of the operational
5 amplifier determined by the processing unit. Then the processing unit executes a simulation about the operational amplifier using the set of operational amplifier layout information selected by the processing unit. When the results of the simulation executed by the processing unit satisfy the
10 characteristic entered through the first input device, the output device outputs the selected operational amplifier layout information.

The operational amplifier layout information which satisfies the required characteristic is thus automatically
15 outputted, so that existing design resources can be easily reused and the time required for the reuse can be shortened.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when
20 taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig.1 is a schematic diagram showing an operational amplifier design resource reuse method according to an
25 embodiment of the present invention;

Fig.2 is a circuit diagram showing an example of configuration of an operational amplifier and a bias generating circuit;

Fig.3 is a block diagram showing the configuration of an operational amplifier layout generating apparatus;

Fig.4 is a flowchart showing the operational amplifier design resource reuse method shown in Fig.1;

Fig.5 is a circuit diagram showing a configuration of a channel width varying circuit which can realize the operational amplifier design resource reuse method shown in Fig.1;

Fig.6 is a circuit diagram showing another configuration of the channel width varying circuit which can realize the operational amplifier design resource reuse method shown in Fig.1;

Fig.7 is a circuit diagram showing a configuration of a bias voltage adjusting circuit which can realize the operational amplifier design resource reuse method shown in Fig.1; and

Fig.8 is a circuit diagram showing another configuration of the bias voltage adjusting circuit which can realize the operational amplifier design resource reuse method shown in Fig.1.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig.1 is a schematic diagram showing a method for reusing resources for designing operational amplifiers according to an

embodiment of the present invention. Fig.2 is a circuit diagram showing an example of the configuration of an operational amplifier and a bias generating circuit.

The operational amplifier 100 shown in Fig.2 includes load
5 transistors 1 and 2 formed of P-channel field-effect transistors,
input transistors 3 and 4 formed of N-channel field-effect
transistors, and a current-source transistor 5 formed of an
N-channel field-effect transistor.

The load transistors 1 and 2 are respectively connected
10 between power-supply terminals 6 and 7 which receive a
power-supply voltage and output nodes 8 and 9. A bias voltage
PBias is given to the gate electrodes of the load transistors
1 and 2. An output voltage ΔV_{out} appears between the output
nodes 8 and 9. The input transistors 3 and 4 are connected
15 respectively between the output nodes 8 and 9 and a common node
10. An input voltage ΔV_{in} is given to the gate electrodes of
the input transistors 3 and 4. The current-source transistor
5 is connected between the common node 10 and a ground terminal.
A bias voltage NBias generated by the bias generating circuit
20 200 is given to the gate electrode of the current-source
transistor 5. The current-source transistor 5 constitutes a
constant-current source.

The operational amplifier shown in Fig.2 has a
differential structure, and the transistors 1, 2, 3, 4 and 5
25 operate in the saturation region.

Now, the bias current flowing through the load transistors 1 and 2 and the input transistors 3 and 4 is taken as $I_B/2$, the bias current flowing through the current-source transistor 5 as I_B , the transconductance of the input transistors 3 and 4 as gm , 5 and the capacitance value of the load capacitors 11 and 12 as C_L . Important characteristics of the operational amplifier, i.e. the maximum operating frequency f and the slew rate SR , are expressed by the equations below:

$$f = gm/(C_L \cdot 2\pi) \dots (1)$$

10 $SR = I_B/C_L \dots (2)$

When the current flowing through the input transistors 3 and 4 in the saturated condition is taken as $I_B/2 = \beta(V_{GS} - V_T)^2$, then $gm = 2(\beta I_B/2)^{0.5}$ and $\beta \propto W/L$. Where V_{GS} is the gate-to-source voltage of the input transistors 3 and 4, V_T is the threshold voltage of the input transistors 3 and 4, W is the gate width of the input transistors 3 and 4, and L is the gate length of the input transistors 3 and 4.

When the gate voltage of the input transistor 3 is higher than the gate voltage of the input transistor 4, then the current 20 ΔI outputted from the output node 8 is expressed as $\Delta I = -gm \cdot \Delta V_{in}/2$ and the current ΔI outputted from the output node 9 is expressed as $\Delta I = +gm \cdot \Delta V_{in}/2$.

Equations (1) and (2) show that the maximum operating frequency f and the slew rate SR depend on the bias current I_B .

25 For example, when resources for designing an operational

amplifier which operates at a maximum operating frequency of 20 MHz are already available and an operational amplifier which operates at a maximum operating frequency of 50 MHz is newly designed, the circuit configuration of the operational amplifier 5 with the maximum operating frequency of 50 MHz is the same as that of the operational amplifier with the maximum operating frequency of 20 MHz. In this case the frequency characteristics can be varied by changing the bias current.

The bias current I_B can be changed by changing the sizes 10 of the transistors 1 to 5 forming the operational amplifier 100, or by changing the value of the bias voltage NBias to the current-source transistor 5. The size of a transistor means the channel width (the gate width). When changing the sizes of the transistors 1 to 5, the channel widths of all transistors 1 to 15 5 are uniformly reduced or enlarged according to a certain ratio (a shrink factor).

The bias generating circuit 200 includes a P-channel field-effect transistor 15 and an N-channel field-effect transistor 16.

20 The transistor 15 is connected between a power-supply terminal 13 which receives a power-supply voltage and an output node 14. A given voltage is applied to the gate electrode of the transistor 15. The transistor 16 is connected between the output node 14 and a ground terminal. The gate electrode of the 25 transistor 16 is connected to the output node 14. A bias current

I_{BB} flows through the transistors 15 and 16. Then the bias voltage NBias is outputted from the output node 14. The transistor 15 forms a constant-current source.

Now the ratio between the bias current I_B of the operational amplifier 100 and the bias current I_{BB} of the bias generating circuit 200 is determined by the ratio between the size (the channel width) of the current-source transistor 5 in the operational amplifier 100 and the size (the channel width) of the transistor 16 in the bias generating circuit 200. When the ratio between the size of the current-source transistor 5 in the operational amplifier 100 and the size of the transistor 16 in the bias generating circuit 200 is taken as "k," then the bias current I_B of the operational amplifier 100 is expressed as:

15 $I_B = k I_{BB}$

The value of the bias voltage NBias has an upper limit and a lower limit. In the operational amplifier 100 of Fig.2, the upper limit value of the bias voltage NBias is determined by the output voltage range. When the bias current I_B is increased with the sizes of the transistors 1 to 5 kept unchanged, the output voltage range in which each of the transistors 1 to 5 operates in the saturation condition becomes smaller. The lower limit value of the bias voltage NBias is determined according to whether the current-source transistor 5 is cut off because of noise generated at the ground potential. When the

bias voltage NBias is too low, the gate-to-source voltage Vgs of the current-source transistor 5 may become lower than the threshold voltage Vt due to the variation in the ground potential, and then the current-source transistor 5 will be cut off. The 5 bias voltage NBias must therefore be varied between the upper limit and the lower limit.

Next, the operational amplifier design resource reuse method of this embodiment is described referring to Fig.1. In Fig.1, the horizontal axis shows the ratios (shrink factors) for 10 varying the channel widths of the transistors 1 to 5 of the operational amplifier 100 and the vertical axis shows the bias current of the operational amplifier 100, the bias current of the bias generating circuit 200, and $(V_{gs} - V_t)^2$. The gate-to-source voltage Vgs of the current-source transistor 5 15 corresponds to the bias voltage NBias. In Fig.1, the solid line shows the variation of the bias current and the dotted line shows the variation of $(V_{gs} - V_t)^2$.

In the method of reuse of this embodiment, as shown in Fig.1, three kinds of shrink factors, 1 time (equal scale), 0.5 20 time, and 0.25 time, are prepared, and sets of operational amplifier layout information of three kinds, La, Lb and Lc, are prepared as a library in correspondence with the three kinds of shrink factors. At each shrink factor, the bias voltage is varied between the upper and lower limits to vary the bias 25 current.

The layout information La, Lb and Lc contain the same connection information and layout, except for the sizes of the transistors 1 to 5. The sets of layout information La, Lb and Lc include circuit connection information and layout of the operational amplifier 100, and the layout includes the arrangement and interconnect pattern of the transistors 1 to 5 which constitute the operational amplifier 100.

As shown in Fig.1, when the bias voltage NBias is varied from the upper limit to the lower limit at the shrink factor of 1 time, the bias current varies from I_B to $0.5I_B$. When the bias voltage NBias is varied from the upper limit to the lower limit at the shrink factor of 0.5 time, the bias current I_B varies from $0.5I_B$ to $0.25I_B$. Further, when the bias voltage NBias is varied from the upper limit to the lower limit at the shrink factor of 0.25 time, the bias current I_B varies from $0.25I_B$ to $0.125I_B$.

As shown above, the bias current can be realized between I_B and $0.125I_B$ by preparing the three kinds of layout information La, Lb, Lc and varying the bias voltage NBias. When the bias voltage NBias is set, the voltages at the nodes 8, 9 and 10 are equal among the three kinds of layout information La, Lb and Lc.

The shrink factor and the bias voltage NBias can thus be easily determined from the bias current I_B which satisfies required characteristics. In this case, the three kinds of operational amplifier layout information La, Lb and Lc are prepared in advance, which shortens the time required to design

the layout information.

In the embodiment shown above, with three kinds of shrink factors prepared, and with three kinds of operational amplifier layout information correspondingly prepared as a library, the
5 bias current is varied by varying the bias voltage from the upper limit to the lower limit at the individual shrink factors. However, the shrink factors are not limited to three kinds. For example, four or five kinds of shrink factors may be prepared, and then sets of operational amplifier layout information of four
10 or five kinds are prepared correspondingly, and the bias current can be varied by varying the bias voltage from the upper limit to the lower limit at the individual shrink factors.

However, in order to shorten the design time for preparing the operational amplifier layout information, it is preferable
15 to prepare three or four kinds of shrink factors and, correspondingly, three or four kinds of operational amplifier layout information as a library.

Also, the operational amplifier design resource reuse method of this embodiment can be applied not only to operational
20 amplifiers having the structure shown in Fig.2, but can be applied in the same way also to operational amplifiers having other configurations.

Next, an operational amplifier layout generating apparatus for realizing the operational amplifier design
25 resource reuse method shown in Fig.1 is explained. Fig.3 is a

block diagram showing the configuration of an operational amplifier layout generating apparatus.

In Fig.3, the layout generating apparatus 500 includes a CPU (central processing unit) 501, a display 502, an input device 503, a ROM (read-only memory) 504, a RAM (random access memory) 505, a recording medium drive 506, and an external storage 507.

The display 502, formed of a liquid crystal display, a CRT (cathode ray tube), or the like, displays various images.

10 The input device 503, formed of a keyboard, a mouse, etc., is used to enter various information.

The ROM 504 stores a system program. The recording medium drive 506, formed of a CD-ROM drive, a floppy disk drive, etc., writes and reads data into and from a recording medium 508, e.g. 15 a CD-ROM, a floppy disk, etc. A layout generating program is recorded on the recording medium 508. The external storage 507, formed of a hard disk device etc., stores the layout generating program which is read from the recording medium 508 through the recording medium drive 506.

20 The CPU 501 executes, on the RAM 505, the layout generating program stored in the external storage 507, and controls individual components.

The layout generating apparatus 500 is composed of a personal computer and the layout generating program recorded on 25 the recording medium 508, for example.

Various recording media can be used as the recording medium 508 for recording the layout generating program, such as a semiconductor memory like a ROM, a hard disk, etc. The layout generating program may be downloaded into the external storage 507 through a communication medium, e.g. a communication line, and executed on the RAM 505.

In this embodiment, the input device 503 corresponds to the first and third input means or the first and third input devices, the external storage 507 corresponds to the second input means or the second input device, the CPU 501 corresponds to the determining means, selecting means and executing means, or to the processing unit, and the display 502 corresponds to the output means or the output device.

Fig.4 is a flowchart showing a layout generating processing using the layout generating apparatus of Fig.3. In the flowchart of Fig.4, Step S1 is carried out by a designer and Steps S2 to S6 are processed by the layout generating program in the layout generating apparatus 500 of Fig.3.

A plurality of kinds of net lists 31 and a plurality of kinds of layouts 32 are prepared as a library 30. The net lists 31 include information about circuit connections in the operational amplifier and the sizes (channel widths) of the plurality of transistors which constitute the operational amplifier. The layouts 32 include the arrangement and interconnection pattern of the plurality of transistors

constituting the operational amplifier.

First, the designer determines specifications required for the operational amplifier on the basis of required specifications 21 about the entire system including the 5 operational amplifier (Step S1) and thus obtains required specifications 22 about the operational amplifier; the required specifications 22 include the slew rate, maximum operating frequency, etc.

The designer then enters the required specifications 22 10 thus obtained into the layout generating apparatus 500 by using the input device 503. The CPU 501 in the layout generating apparatus 500 then selects a circuit configuration of the operational amplifier and determines the bias current of the operational amplifier on the basis of the entered required 15 specifications 22 (Step S2).

Next, the designer enters, into the layout generating apparatus 500 by using the input device 503, a relation 23 between the bias current of the operational amplifier and the given factors (shrink factors) and the bias current of the bias 20 generating circuit. Then, on the basis of the entered relation 23, the CPU 501 in the layout generating apparatus 500 selects a layout 32 with a certain factor from the plurality of layouts 32 prepared as the library 30 and determines the bias current (bias voltage) of the bias generating circuit so that the bias 25 current of the operational amplifier determined in Step S2 can

be satisfied (Step S3).

The designer also enters, into the layout generating apparatus 500 by using the input device 503, verification environment and device information 24; the verification environment includes the power-supply voltage, temperature, input signals, etc., and the device information includes the characteristics of the transistors which constitute the operational amplifier.

By using the entered verification environment and device information 24, the net lists 31 prepared as the library 30, and an analog function describing language, the CPU 501 in the layout generating apparatus 500 carries out a simulation of the layout 32 selected in Step S3 (Step S4). During this process the CPU 501 uses a circuit simulator 33.

When the results of the simulation do not satisfy the required specifications (Step S5), the flow returns to Step S2 to determine the bias current of the operational amplifier again. The processing of Steps S2 to S5 is repeated until the simulation results satisfy the required specifications. When the simulation results satisfy the required specifications (Step S5), the selected layout 32 is outputted to, e.g. the screen of the display 502, and also stored in the external storage 507 (Step S6).

In Step S5, when the simulation results do not satisfy the required specifications, the flow may return to Step S1 to

determine the specifications required for the operational amplifier again.

While, in the example of Fig.4, the simulation of Step S4 is carried out by using the external circuit simulator 33, 5 the simulation of Step S4 may be performed by the layout generating program itself.

Fig.5 is a circuit diagram showing an example of configuration of a channel width varying circuit which can realize the operational amplifier design resource reuse method 10 of Fig.1.

As shown in Fig.5, the current-source transistor 5 in the operational amplifier 100 shown in Fig.2 includes a plurality of N-channel field-effect transistors 5a, 5b and 5c. The plurality of transistors 5a, 5b and 5c have their respective 15 source electrodes connected to the ground terminal and their respective drain electrodes connected to the common node 10 respectively through switches 51, 52 and 53. The bias voltage NBias generated from the bias generating circuit 200 shown in Fig.2 is given to the gate electrodes of the plurality of 20 transistors 5a, 5b and 5c. The switches 51, 52 and 53 are selectively turned on or off by switch signals S1, S2 and S3.

As shown above, an arbitrary number of transistor or transistors, 5a, 5b, 5c, can be connected in parallel between the common node 10 and the ground terminal by turning on/off the 25 switches 51, 52 and 53 with the switch signals S1, S2 and S3.

The channel width of the current-source transistor 5 can thus be varied among a plurality of kinds of values.

In the operational amplifier 100 shown in Fig.2, the load transistors 1 and 2 and the input transistors 3 and 4 are 5 constructed in the same way as the current-source transistor 5 shown in Fig.5, so that the channel widths of the plurality of transistors 1 to 5 which constitute the operational amplifier 100 can be varied in a uniform way among a plurality of kinds of values.

10 Fig.6 is a circuit diagram showing another example of the channel width varying circuit which can realize the operational amplifier design resource reuse method of Fig.1.

As shown in Fig.6, the current-source transistor 5 in the operational amplifier 100 shown in Fig.2 includes a plurality 15 of N-channel field-effect transistors 5a, 5b and 5c. The plurality of transistors 5a, 5b and 5c have their respective source electrodes connected to the ground terminal and their respective drain electrodes connected to the common node 10 respectively through interconnection patterns L1, L2 and L3. 20 The bias voltage NBias generated from the bias generating circuit 200 shown in Fig.2 is given to the gate electrodes of the plurality of transistors 5a, 5b and 5c.

An arbitrary number of transistor or transistors, 5a, 5b, 5c, can be connected in parallel between the common node 10 and 25 the ground terminal by, during the manufacturing process,

forming the individual interconnection patterns L1, L2 and L3 into a connected state or a disconnected state. The channel width of the current-source transistor 5 can thus be varied among a plurality of kinds of values.

5 In the operational amplifier 100 shown in Fig.2, the load transistors 1 and 2 and the input transistors 3 and 4 are constructed in the same way as the current-source transistor 5 shown in Fig.6, so that the channel widths of the plurality of transistors 1 to 5 which constitute the operational amplifier
10 100 can be uniformly varied among a plurality of kinds of values.

Fig.7 is a circuit diagram showing an example of configuration of a bias voltage adjusting circuit which can realize the operational amplifier design resource reuse method of Fig.1.

15 As shown in Fig.7, the transistor 16 in the bias generating circuit 200 shown in Fig.2 includes a plurality of N-channel field-effect transistors 16a, 16b and 16c. The plurality of transistors 16a, 16b and 16c have their respective source electrodes connected to the ground terminal and their respective drain electrodes connected to the output node 14 respectively through switches 161, 162 and 163. The gate electrodes of the plurality of transistors 16a, 16b and 16c are connected to the output node 14. The switches 161, 162 and 163 are selectively turned on/off by switch signals S11, S12 and S13.
20
25

As shown above, an arbitrary number of transistor or

transistors, 16a, 16b, 16c, can be connected in parallel between the output node 14 and the ground terminal by turning on/off the switches 161, 162, and 163 with the switch signals S11, S12 and S13. The bias voltage NBias can thus be adjusted.

5 Fig.8 is a circuit diagram showing another example of configuration of the bias voltage adjusting circuit which can realize the operational amplifier design resource reuse method of Fig.1.

As shown in Fig.8, the transistor 16 in the bias generating
10 circuit 200 shown in Fig.2 includes a plurality of N-channel field-effect transistors 16a, 16b and 16c. The plurality of transistors 16a, 16b and 16c have their respective source electrodes connected to the ground terminal and their respective drain electrodes connected to the output node 14 respectively
15 through interconnection patterns L11, L12 and L13. The gate electrodes of the plurality of transistors 16a, 16b and 16c are connected to the output node 14.

An arbitrary number of transistor or transistors, 16a, 16b, 16c, can be connected in parallel between the output node
20 14 and the ground terminal by, during the manufacturing process, forming the individual interconnection patterns L11, L12 and L13 in a connected state or a disconnected state. The bias voltage NBias can thus be adjusted.

The operational amplifier 100 and the bias generating
25 circuit 200 may be provided with both or one of the channel width

varying circuit shown in Fig.5 or Fig.6 and the bias voltage adjusting circuit shown in Fig.7 or 8.

While the invention has been described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is understood that numerous other modifications and variations can be devised without departing from the scope of the invention.